

United States Patent [19]

Patent Number: [11]

5,291,061

Date of Patent: [45]

Mar. 1, 1994

			`	
[54]	MULTI-CHIP STACKED DEVICES			
[75]	Inventor:	Mic	chael B. Ball, Boise, Id.	
[73]	Assignee:	Mid Id.	eron Semiconductor, Inc., Boise,	
[21]	Appl. No.	.: 43,	503	
[22]	Filed:	Apr	. 6, 1993	
[51]				
[52]	U.S. Cl		257/686; 257/686;	
•			257/782; 257/783; 257/676	
[58]	Field of S	earch	257/777, 782, 783, 676, 257/686	
[56]		References Cited		
U.S. PATENT DOCUMENTS				
	4,567,643 2	/1986	Droguet et al 29/575	
		/1991	Kubota et al 357/68	
		/1991	Hinrichsmeyer et al 357/74	
		/1991		
		/1991	Demmin et al 357/71	
FOREIGN PATENT DOCUMENTS				

Primary Examiner-Andrew J. James Assistant Examiner-T. M. Arroyo Attorney, Agent, or Firm-Hopkins, French, Crockett, Springer & Hoopes

1-28856 1/1989 Japan

56-62351A 5/1981 Japan H01L 25/04 60-182731 9/1985 Japan 257/777 62-126661 6/1987 Japan 257/686

3-169062 7/1991 Japan 257/686

ABSTRACT

A multiple stacked die device is disclosed that contains up to four dies and does not exceed the height of current single die packages. Close-tolerance stacking is made possible by a low-loop-profile wire-bonding operation and thin-adhesive layer between the stacked dies.

2 Claims, 2 Drawing Sheets

